library verilog;
use verilog.vl_types.all;
entity decoder is
    port(
        binary_in       : in     vl_logic_vector(3 downto 0);
        decoder_out     : out    vl_logic_vector(15 downto 0);
        enable          : in     vl_logic
    );
end decoder;
